

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3





FIG. 4

GENERAL RANGING PROCESS

FIG. 5A






FIG. 5B




FIG. 5C




FIG. 6
DEAD RECKONING RE-SYNC

09764739.052101




FIG. 7
PRECURSOR EMBODIMENT




FIG. 9

09764739.052101
T0F250" 6E249460




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14

09764739-052101
10T250" 6E449260




FIG. 15





FIG. 16



PREFERRED TRELLIS ENCODER

FIG. 17




FIG. 18

| | | | |
|------|-----|-----|--------------|
| 0000 | 111 | 111 | |
| 0001 | 001 | 111 | $= 1 - j$ |
| 0010 | 001 | 001 | $= 1 + j$ |
| 0011 | 111 | 001 | $= -1 + j$ |
| 0100 | 011 | 111 | $= 3 - j$ |
| 0101 | 001 | 011 | $= 1 + 3*j$ |
| 0110 | 101 | 001 | $= -3 + j$ |
| 0111 | 111 | 101 | $= -1 - 3*j$ |
| 1000 | 011 | 011 | $= +3 + 3*j$ |
| 1001 | 101 | 011 | $= -3 + 3*j$ |
| 1010 | 101 | 101 | $= -3 - 3*j$ |
| 1011 | 011 | 101 | $= 3 - 3*j$ |
| 1100 | 111 | 011 | $= -1 + 3*j$ |
| 1101 | 101 | 111 | $= -3 - j$ |
| 1110 | 001 | 101 | $= 1 - 3*j$ |
| 1111 | 011 | 001 | $= 3 + j$ |

FIG. 19

09764739.052401

INFORMATION
VECTOR [B]
FOR EACH
SYMBOL

ORTHOGONAL
CODE MATRIX

$$\begin{array}{c} 483 \\ 481 \end{array} \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ \vdots & & & \end{bmatrix} \times \begin{bmatrix} C_{1,1} & C_{1,2} & \cdots & C_{1,144} \\ C_{2,1} & C_{2,2} & \cdots & C_{2,144} \\ \vdots & \vdots & & \vdots \end{bmatrix}$$

FIG. 20A

$$\begin{array}{c} \text{REAL} \\ \text{PART OF} \\ \text{INFO} \\ \text{VECTOR} \\ \text{[b]} \text{ FOR} \\ \text{FIRST} \\ \text{SYMBOL} \end{array} \begin{array}{c} 405 \\ \begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \end{array} \cdot \begin{array}{c} 407 \\ \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} \end{array} = \begin{array}{c} \text{REAL} \\ \text{PART OF} \\ \text{RESULT} \\ \text{VECTOR} \\ 409 \\ \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix} \end{array}$$

$$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$$

FIG. 20B

09764739 052101

MAPPING FOR FALL-BACK MODE - LSB'S




FIG. 21

| MSBs y3 y2 | PHASE difference (2nd-1st symbol) | 1+jQ WHEN LSB=00 | 1+jQ WHEN LSB=01 | 1+jQ WHEN LSB=10 | 1+jQ WHEN LSB=11 |
|---------------|--|------------------------|------------------------|------------------------|------------------------|
| 00 | 0 | 3-j | 1+j3 | -3+j | -1-j3 |
| 01 | 90 | 1+j3 | -3+j | -1-j3 | 3-j |
| 10 | 180 | -3+j | -1-j3 | 3-j | 1+j3 |
| 11 | -90 | -1-j3 | 3-j | 1+j3 | -3+j |

| LSBs y1 y0 | PHASE | 1+jQ |
|---------------|-------|-------|
| 00 | 0 | 3-j |
| 01 | 90 | 1+j3 |
| 10 | 180 | -3+j |
| 11 | -90 | -1-j3 |

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 22

09764739.052101




FIG. 23




FIG. 24




FIG. 25




FIG. 26

09764739 052101

09764739.052103





FIG. 27



CU MODEM
FIG. 28

09764739.05301




FIG. 29


FIG. 30

The diagram illustrates a digital receiver system architecture. The signal flow is as follows:


- RF Synch. Demod Section (750):** Receives input from COAXIAL, CABLE OR OTHER MEDIA (412). It outputs to CPU 405 (752) and provides a signal to the AGC (756).
- AGC (756):** Provides a signal to the R/TNG (757).
- R/TNG (757):** Provides a signal to the CE (763).
- CE (763):** Provides a signal to the MF (761).
- MF (761):** Provides a signal to the A/D (760).
- A/D (760):** Provides a signal to the LMS (830).
- LMS (830):** Provides a signal to the DFE (824).
- DFE (824):** Provides a signal to the CPU (820) and the LMS (830).
- COEF (792):** Provides a signal to the LMS (830) and the FFE & ROT (802).
- FFE & ROT (802):** Provides a signal to the CNTRL LOOP (798).
- CNTRL LOOP (798):** Provides a signal to the VCXO (784) and the FREQ. SYN. (760).
- VCXO (784):** Provides a signal to the FREQ. SYN. (760).
- FREQ. SYN. (760):** Provides a signal to the RU RECEIVER (903).
- TO CPU 405:** Various signals are sent to the CPU, including from the AGC (756), R/TNG (757), CE (763), MF (761), A/D (760), LMS (830), DFE (824), and FFE & ROT (802).
- TO XTR (774):** A signal is sent to the transmitter section.
- TO RU (903):** A signal is sent to the remote receiver.
- TO FRAME DETECTOR (902):** A signal is sent to the frame detector.
- TO/FROM CIRCUITS & MEMORY NEEDING CONTROL/DATA:** A bidirectional signal path connects the CPU (405) to the control logic (902).

FIG. 30

090606Z





CU RECEIVER
FIG. 31



CU TRANSMITTER

FIG. 32





09764739.052101




FIG. 35

09764739-05101
T0T250" 6E249260




FIG. 36




FIG. 37

FINE TUNING TO
CENTER BARKER CODE




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43





FIG. 44

09764739.052401
"07250" 65249260



RU RANGING
FIG. 45






FIG. 46



CU RANGING AND CONTENTION RESOLUTION

FIG. 47


09764739.052101



CONTENTION RESOLUTION - RU
USING BINARY STACK

FIG. 48

09764739-052101



RANGING - RU SIDE
BINARY TREE
ALGORITHM

FIG. 49

09764739.052101





FIG. 50



09764739.052101




FIG. 53A

09764739-052101




FIG. 53B

DOWNSTREAM
EQUALIZATION

FROM FIG. 53B

1128

CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.

1130

RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.

1132

AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND CONVOLVES THESE SE FILTER TAP WEIGHTS WITH THE OLD FILTER TAP WEIGHTS OF THE FFE AND DFE FILTERS OF CE CIRCUIT 764 AND LOADS THE NEWLY CALCULATED TAP WEIGHTS INTO THE FFE AND DFE FILTERS OF THE CE CIRCUIT; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.

FIG. 53C





FIG. 54



SIMPLE CU SPREAD SPECTRUM RECEIVER

FIG. 55





FIG. 56



SYNCHRONOUS TDMA SYSTEM

FIG. 57

| OFFSET (CHIPS) | 1B ASIC | | 2A ASIC | |
|-------------------|---------|--------|---------|--------|
| | RGSRH | RGSRL | RGSRH | RGSRL |
| 0 | 0x0000 | 0x8000 | 0x0001 | 0x0000 |
| 1/2 | 0x0000 | 0xC000 | 0x0001 | 0x8000 |
| 1 | 0x0000 | 0x4000 | 0x0000 | 0x8000 |
| -1 | 0x0001 | 0x0000 | 0x0002 | 0x0000 |

FIG. 58

TRAINING ALGORITHM

SE FUNCTION





FIG. 59



2-STEP INITIAL EQUALIZATION TRAINING

FIG. 60

EQ STABILITY CHECK





FIG. 61

NOTE: THRLD_COEFF = 7F00H

THRLD_STABLE = 10⁻³

PERIODIC 2-STEP TRAINING ALGORITHM




NOTE:

1. FOR US, USE PR INSTEAD OF CE
2. THE PARAMETERS ARE:

| | DS | US |
|----|----|----|
| K1 | 30 | 30 |
| K2 | 20 | 30 |
| N | 5 | 3 |
| M | 3 | 3 |

FIG. 62

RACM CORRECTION




NOTE: $THRLD_{AMP} = TBD$
 $THRLD_{PHASE} = TBD$

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63

09764739-052101
 F0T250-6E4-9260


EQ CONVERGENCE CHECK



NOTE: THRLD_CONVERGE = 10^{-5}

FIG. 64

POWER ALIGNMENT FLOW CHART



NOTE: TH = 600H

N = 12

FIG. 65

09764739.052101





FIG. 66



TOTAL TURN AROUND (TTA) IN FRAMES = OFFSET

FIG. 67

09764739.053101
TOT250" 6E249Z60





FIG. 68

09764739.053101
101250 6E749Z60



CONTROL MESSAGE (DOWNSTREAM) AND FUNCTION (UPSTREAM)
PROPAGATION IN A 3 FRAMES TTA CHANNEL

FIG. 69

09764739.053101





FIG. 70

09764739.052101



OVERALL VIEW OF THE CU SENSING WINDOWS
IN A "BOUNDLESS RANGING" ALGORITHM

FIG. 71

09764739.052101

| CHIP\FR | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 33 |
|---------|---|---|---|---|---|---|---|-----|----|
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | ... | 0 |
| 2 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | ... | |
| 3 | 0 | 0 | 0 | 1 | 1 | 1 | | | |
| 4 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | ... | 0 |
| 5 | 0 | 1 | 0 | 0 | 1 | | | | |
| 6 | 0 | 0 | 1 | 1 | 1 | | | | |
| 7 | 0 | 0 | 0 | 1 | 1 | | | | |
| 8 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | ... | |

FIG. 72